DSPIC30F3013-20I/ML【PDF 160/161 页】IC DSPIC MCU/DSP 24K 44QFN

收藏本站

您好，
买卖IC网欢迎您。
请登录
免费注册

买卖IC网

Sheet目录1917

156页 157页 158页 159页 [160页]161页

2010 Microchip Technology Inc.

DS70139G-page 83

dsPIC30F2011/2012/3012/3013

11.0

INPUT CAPTURE MODULE

This section describes the input capture module and

associated operational modes. The features provided

by this module are useful in applications requiring

frequency (period) and pulse measurement.

Figure 11-1 depicts a block diagram of the input

capture module. Input capture is useful for such modes

as:

Frequency/Period/Pulse Measurements

Additional Sources of External Interrupts

Important operational features of the input capture

module are:

Simple Capture Event mode

Timer2 and Timer3 mode selection

Interrupt on input capture event

These operating modes are determined by setting the

appropriate bits in the IC1CON and IC2CON registers.

The dsPIC30F2011/2012/3012/3013 devices have two

capture channels.

11.1

Simple Capture Event Mode

The simple capture events in the dsPIC30F product

family are:

Capture every falling edge

Capture every rising edge

Capture every 4th rising edge

Capture every 16th rising edge

Capture every rising and falling edge

These simple Input Capture modes are configured by

setting the appropriate bits, ICM<2:0> (ICxCON<2:0>).

11.1.1

CAPTURE PRESCALER

There are four input capture prescaler settings

specified by bits ICM<2:0> (ICxCON<2:0>). Whenever

the capture channel is turned off, the prescaler counter

is cleared. In addition, any Reset clears the prescaler

counter.

FIGURE 11-1:

INPUT CAPTURE MODE BLOCK DIAGRAM(1)

Note:

This data sheet summarizes features of

this group of dsPIC30F devices and is not

intended to be a complete reference

source. For more information on the CPU,

peripherals,

descriptions

and

general device functionality, refer to the

“dsPIC30F Family Reference Manual”

(DS70046).

ICxBUF

Prescaler

ICx pin

ICM<2:0>

Mode Select

Note 1:

Where ‘x’ is shown, reference is made to the registers or bits associated to the respective input capture

channel (1 or 2).

Set Flag

ICxIF

ICTMR

T2_CNT

T3_CNT

Edge

Detection

Logic

Clock

Synchronizer

1, 4, 16

From GP Timer Module

FIFO

R/W

Logic

ICI<1:0>

ICBNE, ICOV

ICxCON

Interrupt

Logic

Set Flag

ICxIF

Data Bus

发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

*型号	*数量	厂商	批号	封装

添加更多采购

采购需求

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

我的联系方式